design solution

design verification

lvs questions

    some resistors that are customer made cannot be recognized in our official lvs command files. in these cases,cds can provide help to create a customized command file by customers' request.

    simply add command ".param" before the circuit description block in the spice/cdl net_list file will have dracula take the parameters on the sub_circuit.

    lvs files are provided as working templates. some modification may be required for additional customized devices or recognition / construction issue.

    yes, these devices are supported in lvs files of hjtc mixed mode/rfcmos process if fdk pcell include them.

    1. lvs test structures
    2. qa check list file.
    3. single device qa pattern.
    4. library and fdk circuit.

about hjtc
design solution
popular links

© 2004 - 2014 , hejian technology (suzhou) co., ltd.